

05-04-005

2781

Express Mail: EL 451 594 012 US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Jared L. Zerbe *et al.*

SERIAL NO.: 09/478,916

FILING DATE: January 6, 2000

TITLE: LOW LATENCY MULTI-LEVEL  
COMMUNICATION  
INTERFACE



Examiner: Not Yet Assigned

Art Unit: 2781

Attorney Docket No 9797-050-999

May 2, 2000

**RECEIVED**

MAY 05 2000

Group 2700

TRANSMITTAL FOR INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents  
Washington, DC 20231

Transmitted herewith is:

- ☒ Information Disclosure Statement;
- ☒ PTO 1449 Form;
- ☒ copies of references listed on the PTO 1449 form; and
- ☒ The Commissioner is hereby authorized to charge any fees deemed to be found to Deposit Account No. 16-1150 (9797-0050-999).

Respectfully submitted,

PENNIE & EDMONDS LLP

A handwritten signature in dark ink, appearing to read "Gary S. Williams".

Gary S. Williams, Reg. No. 31,066

Date: May 2, 2000

3300 Hillview Avenue  
Palo Alto, CA 94304  
(650) 493-4935

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Jared L. Zerbe *et al.*

SERIAL NO.: 09/478,916

FILING DATE: January 6, 2000

TITLE: LOW LATENCY MULTI-  
LEVEL COMMUNICATION  
INTERFACE



Examiner: Not Yet Assigned

Art Unit: 2781

Attorney Docket No 9797-050-999

May 2, 2000

A3  
8-16-00  
nd.

INFORMATION DISCLOSURE STATEMENT  
UNDER 37 C.F.R. § 1.97

Assistant Commissioner for Patents  
Washington, DC 20231

Sir:

In accordance with the duty of disclosure imposed by 37 C.F.R. §§ 1.56 and 1.97 to inform the Patent Office of all references coming to the attention of Applicants or attorneys or agents for Applicants which are or may be material to the examination of the subject application, Attorneys for Applicants hereby invite the Examiner's attention to the references listed on the accompanying revised PTO Form 1449 entitled "List of References Cited".

Identification of references listed on PTO Form 1449 is not to be construed as an admission of Applicants, or attorneys for Applicants, that such references are available as "prior art" against the subject application. Consequently, Applicants respectfully decline to use form PTO-1449, since this form identifies all of the references cited therein as "Prior Art." As an alternative, Applicants submit herewith a "revised form PTO 1449" entitled "List of References Cited" instead of "List of Prior Art Cited." The right is reserved to antedate any item in accordance with standard procedure.


This submission is understood to complement the results of the Examiner's own independent search. The submission should not be construed as a representation that a search was made, or that the cited items are inclusive of all the relevant and material citations that may be available publicly.

Copies of each cited reference are enclosed. Applicants respectfully request that the Examiner review the attached references and that they be made of record in the file history of the above-captioned application.

Applicants believe that no fee is required with the submission of the enclosed List of References Cited because the Information Disclosure Statement is being filed before the mailing of the first Office Action on the merits. However, if any fee is required, the Commissioner is authorized to charge any required fee to Pennie & Edmonds LLP Deposit Account No. 16-1150 (9767-0050-999). A copy of this sheet is enclosed for accounting purposes.

Respectfully submitted,

Dated: May 2, 2000

  
\_\_\_\_\_  
Gary S. Williams

31,066  
(Reg. No.)

Enclosures

**PENNIE & EDMONDS LLP**  
3300 Hillview Avenue  
Palo Alto, CA 94304  
(650) 493-4935

## LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

ATTY. DOCKET NO.

9797-050-999

APPLICATION NO.


09/478,916

APPLICANT

Jared L. Zerbe et al.

FILING DATE

January 6, 2000



## U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	AA	5,194,765	Mar. 16, 1993	Dunlop et al.	307	443	Jun 28, 1991
	AB	5,254,883	Oct. 19, 1993	Horowitz et al.	307	443	Apr 22, 1992
	AC	5,513,327	Apr. 30, 1996	Farmwald et al.	395	309	Mar 31, 1994
	AD	5,023,488	Jun. 11, 1991	Gunning	307	475	Mar 30, 1990
	AE	5,483,110	Jan. 9, 1996	Koide et al.	307	147	Feb 28, 1994
	AF	5,287,108	Feb. 15, 1994	Mayes et al.	341	156	Jul 2, 1992
	AG	5,977,798	Nov. 2, 1999	Zerbe	326	98	Jul 18, 1997

## FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
	AH	EP 0 463 316 A1	02 Jan 92	DE FR GB	H04L	12/40		X
	AI	EP 0 482 392 A2	29 Apr 92	AT BE CH DE DK ES FR GB IT LI NL SE	H04L	25/08	X	
	AJ	58-54412 (A)	31 Mar 83	JP	G05F1	56		

## OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)

	AK	Sidiropoulos, Stefanos et al.; "A 700-Mb/s/pin CMOS Signaling Interface Using Current Integrating Receivers"; IEEE Journal of Solid-State Circuits; Vol. 32, No. 5, May 1997; pp. 681-690.
	AL	Donnelly, Kevin S et al.; "A 660 MB/s Interface Megacell Portable Circuit in 0.3 $\mu$ m-0.7 $\mu$ m CMOS ASIC"; IEEE Journal of Solid State Circuits; Vol. 31, No. 12; December 1996, pp. 1995-2003.
	AM	Allen, Arnold O.; "Probability, Statistics, and Queueing Theory with Computer Science Applications"; 2 <sup>nd</sup> Edition, CH 7; pp. 450, 458-459.
	AN	Chappell, Terry I. et al.; "A 2ns Cycle, 4ns Access 512 kb CMOS ECL SRAM"; IEEE International Solid State Circuits Conference 1991; pp. 50-51.
	AO	Pilo, Harold et al.; "A 300 MHz 3.3V 1 Mb SRAM Fabricated in a 0.5 $\mu$ m CMOS Process"; IEEE International Solid State Circuits Conference 1996; pp. 148-149.
	AP	Schumacher, Hans-Jürgen et al.; "CMOS Subnanosecond True-ECL Output Buffer"; IEEE Journal of Solid-State Circuits; Vol. 25, No. 1; February 1990 pp. 150-154.
	AQ	Yang, Tsen-Shau et al.; "A 4-ns 4Kx1-bit Two-Port BiCMOS SRAM"; IEEE Journal of D-State Circuits; Vol. 23, No. 5; October 1988; pp. 1030-1040.
	AR	S. Sidiropoulos et al., "A 700 Mb/s/pin CMOS Signalling Interface Using Current Integrating Receivers", IEEE VLSI Circuits Symposium, 1996; pp. 142-143.

AS	M. Bazes, " <u>Two Novel Fully complementary Self-Biased CMOS Differential Amplifiers</u> ", IEEE Journal of Solid State Circuits, Vol. 26 No. 2, February 1991.
AT	M. Ishibe et al., " <u>High-Speed CMOS I/O Buffer Circuits</u> ", IEEE Journal of Solid State Circuits, Vol. 27, No. 4, April 1992.
AU	J. Lee et al., " <u>A 80ns 5v-Only Dynamic RAM</u> ", ISSCC proceedings, Paper 12.3, ISSCC 1979.
AV	T. Seki et al., " <u>A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier</u> ", IEEE Journal of Solid State Circuits, Vol. 28, No. 4., April 1993.
AW	T. Kobayashi et al., " <u>A current-controlled latch sense amplifier and a static power-saving input buffer for low-pressure architecture</u> ", IEEE Journal of Solid State Circuits Vol. 28 No. 4., April 1993.
AX	L. Tomasini et. al., " <u>A fully differential CMOS line driver for ISDN</u> ", IEEE Journal of Solid State Circuits, Vol. 25, No. 2., April 1990.
AY	R. Farjad-Rad et al., " <u>A 0.4-um CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter</u> ", IEEE J. Solid-State Circuits, Vol. No. 34, pp. 580-585, May 1999.
AZ	E. Yeung et al., " <u>A 2.4Gbps per pin simultaneous bidirectional parallel link with per pin skew calibration</u> ", ISSCC 2000, in press as of 1-9-2000.
BA	C. Portmann et al., " <u>A multiple vendor 2.5-V DLL for 1.6-GB/s RDRAMs</u> ", IEEE VLSI Circuits Symposium, June 1999.
BB	A. Moncayo et al., " <u>Bus design and analysis at 500MHz and beyond</u> ", Presented at the Design SuperCon, 1995.
BC	B. Lau et al., " <u>A 2.6-Gbyte/s multipurpose chip-to-chip interface</u> ", IEEE J. Solid-State Circuits, Vol. 33, pp. 1617-1626, November 1998.
EXAMINER	DATE CONSIDERED

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

